Method for fabrication of a semiconductor element and structure thereof

Abstract

Re-programmable antifuses and structures utilizing re-programmable antifuses are presented. Such structures include a configurable interconnect circuit having at least one re-programmable antifuse, wherein the at least one re-programmable antifuse is configured to be programmed to conduct by applying a first voltage across it and is configured to be re-programmed not to conduct by applying second voltage across it, wherein the second voltage is higher than the first voltage. Other embodiments of antifuses include an initializing step prior to programming.

Description
Advisor
Degree
Type
Utility patent
Keywords
Citation

Or-Bach, Zvi, Tour, James M., Sinitskiy, Alexander, Yao, Jun and Beitler, Elvira, "Method for fabrication of a semiconductor element and structure thereof." Patent US7973559B2. issued 2011-07-05. Retrieved from https://hdl.handle.net/1911/80060.

Has part(s)
Forms part of
Published Version
Rights
Link to license
Citable link to this page
Collections