Impulse sampler architecture and active clock cancellation architecture

dc.contributor.assigneeRice University
dc.contributor.publisherUnited States Patent and Trademark Office
dc.creatorAggrawal, Himanshu
dc.creatorBabakhani, Aydin
dc.date.accessioned2019-03-29T14:11:31Z
dc.date.available2019-03-29T14:11:31Z
dc.date.filed2017-02-25
dc.date.issued2019-02-12
dc.description.abstractA novel nonlinear impulse sampler is presented that provides a clock sharpening circuit, sampling stage, and post-sampling block. The clock sharpening circuit sharpens the incoming clock while acting as a buffer, and the sharpened clock is fed to the input of the sampling stage. The impulse sampling stage has two main transistors, where one transistor generates the impulse and the other transistor samples the input signal. Post-sampling block processes the sampled signal and acts as a sample and hold circuit. The architecture uses an ultrafast transmission-line based inductive peaking technique to turn on a high-speed sampling bipolar transistor for a few picoseconds. It is shown that the sampler can detect impulses as short as 100 psec or less.
dc.digitization.specificationsThis patent information was downloaded from the US Patent and Trademark website (http://www.uspto.gov/) as image-PDFs. The PDFs were OCRed for access purposes
dc.format.extent16
dc.identifier.citationAggrawal, Himanshu and Babakhani, Aydin, "Impulse sampler architecture and active clock cancellation architecture." Patent US10204697B2. issued 2019-02-12. Retrieved from <a href="https://hdl.handle.net/1911/105262">https://hdl.handle.net/1911/105262</a>.
dc.identifier.patentIDUS10204697B2
dc.identifier.urihttps://hdl.handle.net/1911/105262
dc.language.isoeng
dc.titleImpulse sampler architecture and active clock cancellation architecture
dc.typeUtility patent
dc.type.dcmiText
dc.type.genrepatents
Files
Original bundle
Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
US10204697B2.pdf
Size:
724.25 KB
Format:
Adobe Portable Document Format
Description:
Collections