Impulse sampler architecture and active clock cancellation architecture

Date
2019-02-12
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract

A novel nonlinear impulse sampler is presented that provides a clock sharpening circuit, sampling stage, and post-sampling block. The clock sharpening circuit sharpens the incoming clock while acting as a buffer, and the sharpened clock is fed to the input of the sampling stage. The impulse sampling stage has two main transistors, where one transistor generates the impulse and the other transistor samples the input signal. Post-sampling block processes the sampled signal and acts as a sample and hold circuit. The architecture uses an ultrafast transmission-line based inductive peaking technique to turn on a high-speed sampling bipolar transistor for a few picoseconds. It is shown that the sampler can detect impulses as short as 100 psec or less.

Description
Advisor
Degree
Type
Utility patent
Keywords
Citation

Aggrawal, Himanshu and Babakhani, Aydin, "Impulse sampler architecture and active clock cancellation architecture." Patent US10204697B2. issued 2019-02-12. Retrieved from https://hdl.handle.net/1911/105262.

Has part(s)
Forms part of
Published Version
Rights
Link to license
Citable link to this page
Collections