Interlaced, Nanostructured Interface with Graphene Buffer Layer Reduces Thermal Boundary Resistance in Nano/Microelectronic Systems

Date
2017
Journal Title
Journal ISSN
Volume Title
Publisher
American Chemical Society
Abstract

Improving heat transfer in hybrid nano/microelectronic systems is a challenge, mainly due to the high thermal boundary resistance (TBR) across the interface. Herein, we focus on gallium nitride (GaN)/diamond interface—as a model system with various high power, high temperature, and optoelectronic applications—and perform extensive reverse nonequilibrium molecular dynamics simulations, decoding the interplay between the pillar length, size, shape, hierarchy, density, arrangement, system size, and the interfacial heat transfer mechanisms to substantially reduce TBR in GaN-on-diamond devices. We found that changing the conventional planar interface to nanoengineered, interlaced architecture with optimal geometry results in >80% reduction in TBR. Moreover, introduction of conformal graphene buffer layer further reduces the TBR by ∼33%. Our findings demonstrate that the enhanced generation of intermediate frequency phonons activates the dominant group velocities, resulting in reduced TBR. This work has important implications on experimental studies, opening up a new space for engineering hybrid nano/microelectronics.

Description
Advisor
Degree
Type
Journal article
Keywords
Citation

Tao, Lei, Sreenivasan, Sreeprasad and Shahsavari, Rouzbeh. "Interlaced, Nanostructured Interface with Graphene Buffer Layer Reduces Thermal Boundary Resistance in Nano/Microelectronic Systems." ACS Applied Materials & Interfaces, 9, no. 1 (2017) American Chemical Society: 989-998. http://dx.doi.org/10.1021/acsami.6b09482.

Has part(s)
Forms part of
Rights
This is an author's peer-reviewed final manuscript, as accepted by the publisher. The published article is copyrighted by the American Chemical Society.
Link to license
Citable link to this page