VALID: Custom ASIC Verification and FPGA Education Platform
Date
2003-06-01
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
This paper describes VALID, a platform for testing student designed ASICs and for teaching the basics of FPGA design. VALID is designed to maximize ease of use from a student?s perspective while maintaining enough flexibility for its use as an FPGA development and instruction platform. This system was designed entirely by students, has been successfully manufactured and is currently being used in a number of courses at Rice.
Description
Conference Paper
Advisor
Degree
Type
Conference paper
Keywords
asic, fpga, valid
Citation
P. Murphy, E. Welsh, P. Frantz, R. Hardy, T. Mohsenin and J. R. Cavallaro, "VALID: Custom ASIC Verification and FPGA Education Platform," 2003.