FFT-Accelerated Iterative MIMO Chip Equalizer Architecture For CDMA Downlink
Date
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
In this paper, we present a novel FFT-accelerated iterative Linear MMSE chip equalizer in the MIMO CDMA downlink receiver. The reversed form time-domain matrix multiplication in the Conjugate Gradient iteration is accelerated by an equivalent frequency-domain circular convolution with FFT-based "overlap-save" architecture. The iteration rapidly refines a crude initial approximation to the actual final equalizer taps. This avoids the Direct-Matrix-Inverse with O((NL)³) complexity, and reduces the standard CG complexity from O((NL)²) to O(NLlog2(NL)). Simulation demonstrates strong numerical stability and promising performance/complexity tradeoff, especially for very long channels.
Description
Advisor
Degree
Type
Keywords
Citation
Y. Guo, D. McCain and J. R. Cavallaro, "FFT-Accelerated Iterative MIMO Chip Equalizer Architecture For CDMA Downlink," 2005.