Parallel VLSI Architectures for Real-Time Control of Redundant Robots

Date
1991-02-01
Journal Title
Journal ISSN
Volume Title
Publisher
ANS
Abstract

We present new architectures for the efficient computation of redundant manipulator inverse kinematics. A key component of our architecture is the calculation in VLSI hardware of the Singular Value Decomposition of the manipulator Jacobian. By calculating the core of the problem in hardware, we can make full use of the redundancy by implementing more complex self-motion algorithms. Application-specific (subtask dependent) portions of the inverse kinematics are handled in parallel by an array of programmable Digital Signal Processing chips, which interface with the custom hardware and the host machine. Whole our application utilizes the range of Texas Instruments TMS series DSP chips applied to our 8 degree of freedom arm, the architecture and algorithm development is valid for general redundant manipulators and a wide range of processors currently available and under development commercially.

Description
Advisor
Degree
Type
Conference paper
Keywords
Citation

I. D. Walker and J. R. Cavallaro, "Parallel VLSI Architectures for Real-Time Control of Redundant Robots," 1991.

Has part(s)
Forms part of
Published Version
Rights
Link to license
Citable link to this page