Efficient simulation of simple instruction set array processors

Simple item page
dc.contributor.advisorJump, J. Robert
dc.creatorDawkins, William P.
dc.date.accessioned2009-06-04T00:44:19Z
dc.date.available2009-06-04T00:44:19Z
dc.date.issued1990
dc.description.abstractSimple instruction set array processors are groups of regularly connected processors with small instruction sets and local memories. The processors are augmented by built-in communication instructions. Because of the complexity of implementing these systems, a method of simulating simple instruction set array processors is developed for evaluating the performance of architectures and algorithms. This technique, called hybrid instruction-level/execution-driven simulation, uses a translator-profiler to extract timing information from a program written in a simple instruction set processor's (SISP) assembly language. The translator-profiler converts the assembly language program and the timing information into a high level language that can be compiled on the simulation host. The translator-profiler generated program is used to drive execution-driven simulations. The development of a translator-profiler for a hypothetical SISP is discussed at length. A technique for testing translator-profilers for errors by comparing simulation results to analytical predictions is also presented. The efficiency of hybrid simulation technique is also evaluated for simulations of QR decomposition and SVD algorithms implemented on arrays of SISP's.
dc.format.extent101 p.en_US
dc.format.mimetypeapplication/pdf
dc.identifier.callnoThesis E.E. 1990 Dawkins
dc.identifier.citationDawkins, William P.. "Efficient simulation of simple instruction set array processors." (1990) Master’s Thesis, Rice University. <a href="https://hdl.handle.net/1911/13425">https://hdl.handle.net/1911/13425</a>.
dc.identifier.urihttps://hdl.handle.net/1911/13425
dc.language.isoeng
dc.rightsCopyright is held by the author, unless otherwise indicated. Permission to reuse, publish, or reproduce the work beyond the bounds of fair use or other exemptions to copyright law must be obtained from the copyright holder.
dc.subjectComputer science
dc.subjectElectronics
dc.subjectElectrical engineering
dc.titleEfficient simulation of simple instruction set array processors
dc.typeThesis
dc.type.materialText
thesis.degree.departmentElectrical Engineering
thesis.degree.disciplineEngineering
thesis.degree.grantorRice University
thesis.degree.levelMasters
thesis.degree.nameMaster of Science
Files
Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
1342257.PDF
Size:
3 MB
Format:
Adobe Portable Document Format
Download
Collections
Rice University Electronic Theses and Dissertations