CORDIC Arithmetic for an SVD Processor
Date
1988-06-20
Authors
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
Arithmetic issues in the calculation of the Singular Value Decomposition (SVD) are discussed. Traditional algorithms using hardware division and square root are replaced with the special purpose CORDIC algorithms for computing vector rotations and inverse tangents. The CORDIC 2 x 2 SVD processor can be twice as fast as one assembled from traditional hardware units. A prototype VLSI implementation of a CORDIC SVD processor array is planned for use in real-time signal processing applications.
Description
Journal Paper
Advisor
Degree
Type
Journal article
Keywords
Singular Value Decomposition (SVD), CORDIC algorithms, VLSI
Citation
J. R. Cavallaro and F. T. Luk, "CORDIC Arithmetic for an SVD Processor," Journal of Parallel and Distributed Computing, vol. 5, no. 3, 1988.