Hardware/Software Co-design Methodology and DSP/FPGA Partitioning: A Case Study for Meeting Real-Time Processing Deadlines in 3.5G Mobile Receivers

Date
2006-08-01
Journal Title
Journal ISSN
Volume Title
Publisher
IEEE
Abstract

This paper presents a DSP/FPGA hardware/software partitioning methodology for signal processing workloads. The example workload is the channel equalization and user-detection in HSDPA wireless standard for 3.5G mobile handsets. Channel equalization and user-detection is a major component of receiver baseband processing and requires strict adherence to real time deadlines. By intelligently exploring the embedded design space, this paper presents a hardware/software system-on-chip partitionings that utilizes both DSP and FPGA based coprocessors to meet and exceed the real time data rates determined by the HSDPA standard. Hardware and software partitioning strategies are discussed with respect to real time processing deadlines, while an SOC simulation toolset is presented as vehicle for prototyping embedded architectures.

Description
Advisor
Degree
Type
Conference paper
Keywords
DSP/FPGA, System-on-Chip, Partitioning, Embedded design space
Citation

M. Brogioli, P. Radosavljevic and J. R. Cavallaro, "Hardware/Software Co-design Methodology and DSP/FPGA Partitioning: A Case Study for Meeting Real-Time Processing Deadlines in 3.5G Mobile Receivers," 2006.

Has part(s)
Forms part of
Published Version
Rights
Link to license
Citable link to this page