Improving Memory Hierarchy Performance for Irregular Applications

Date
1999-03-10
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract

The gap between CPU speed and memory speed in modern computer systems is widening as new generations of hardware are introduced. Loop blocking and prefetching transformations help bridge this gap for regular applications; however, these techniques don't deal well with irregular applications. This paper investigates using data and computation reordering strategies to improve memory hierarchy utilization for irregular applications on systems with multi-level memory hierarchies. We introduce multi-level blocking as a new computation reordering strategy and present novel integrations of computation and data reordering using space-filling curves. In experiments that applied a combination of data and computation reorderings to two irregular programs, overall execution time dropped by about a factor of two.

Description
Advisor
Degree
Type
Technical report
Keywords
Citation

Kennedy, Ken, Mellor-Crummey, John and Whalley, David. "Improving Memory Hierarchy Performance for Irregular Applications." (1999) https://hdl.handle.net/1911/96505.

Has part(s)
Forms part of
Published Version
Rights
You are granted permission for the noncommercial reproduction, distribution, display, and performance of this technical report in any format, but this permission is only for a period of forty-five (45) days from the most recent time that you verified that this technical report is still available from the Computer Science Department of Rice University under terms that include this permission. All other rights are reserved by the author(s).
Link to license
Citable link to this page