An Efficient Circulant MIMO Equalizer for CDMA Downlink: Algorithm and VLSI Architecture

Simple item page
dc.citation.bibtexNamearticleen_US
dc.citation.journalTitleEURASIP Journal on Applied Signal Processingen_US
dc.contributor.authorGuo, Yuanbinen_US
dc.contributor.authorZhang, Jianzhong (Charlie)en_US
dc.contributor.authorMcCain, Dennisen_US
dc.contributor.authorCavallaro, Joseph R.en_US
dc.contributor.orgCenter for Multimedia Communications (http://cmc.rice.edu/)en_US
dc.date.accessioned2007-10-31T00:45:57Zen_US
dc.date.available2007-10-31T00:45:57Zen_US
dc.date.issued2005-12-01en_US
dc.date.modified2005-06-25en_US
dc.date.submitted2005-06-24en_US
dc.descriptionJournal Paperen_US
dc.description.abstractIn this paper, we present an efficient circulant approximation based MIMO equalizer architecture for the CDMA downlink. This reduces the Direct-Matrix-Inverse (DMI) of size (NF x NF) with O((NF)&sup3;) complexity to some FFT operations with O(NF log<sub>2</sub>(F)) complexity and the inverse of some (N x N) sub-matrices. We then propose parallel and pipelined VLSI architectures with Hermitian optimization and reduced-state FFT for further complexity optimization. Generic VLSI architectures are derived for the (4 x 4) high-order receiver from partitioned (2 x 2) sub-matrices. This leads to more parallel VLSI design with 3x further complexity reduction. Comparative study with both the Conjugate-Gradient and DMI algorithms shows very promising performance/complexity tradeoff. VLSI design space in terms of area/time efficiency is explored extensively for layered parallelism and pipelining with a Catapult C High-Level-Synthesis methodology.en_US
dc.identifier.citationY. Guo, J. (. Zhang, D. McCain and J. R. Cavallaro, "An Efficient Circulant MIMO Equalizer for CDMA Downlink: Algorithm and VLSI Architecture," <i>EURASIP Journal on Applied Signal Processing,</i> 2005.en_US
dc.identifier.doihttp://dx.doi.org/10.1155/ASP/2006/57134en_US
dc.identifier.urihttps://hdl.handle.net/1911/19929en_US
dc.language.isoengen_US
dc.subjectMIMO equalizeren_US
dc.subjectcirculanten_US
dc.subjectVLSIen_US
dc.subject.keywordMIMO equalizeren_US
dc.subject.keywordcirculanten_US
dc.subject.keywordVLSIen_US
dc.titleAn Efficient Circulant MIMO Equalizer for CDMA Downlink: Algorithm and VLSI Architectureen_US
dc.typeJournal articleen_US
dc.type.dcmiTexten_US
Files
Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
Guo2005Dec1AnEfficien.PDF
Size:
410.83 KB
Format:
Adobe Portable Document Format
Download
Collections
ECE Publications
Rice Wireless