Nanoporous metal-oxide memory
dc.contributor.assignee | Rice University | en_US |
dc.contributor.publisher | United States Patent and Trademark Office | en_US |
dc.creator | Tour, James M. | en_US |
dc.creator | Wang, Gunuk | en_US |
dc.creator | Yang, Yang | en_US |
dc.date.accessioned | 2017-12-14T19:30:24Z | en_US |
dc.date.available | 2017-12-14T19:30:24Z | en_US |
dc.date.filed | 2015-07-27 | en_US |
dc.date.issued | 2017-11-28 | en_US |
dc.description.abstract | A nanoporous (NP) memory may include a non-porous layer and a nanoporous layer sandwiched between the bottom and top electrodes. The memory may be free of diodes, selectors, and/or transistors that may be necessary in other memories to mitigate crosstalk. The nanoporous material of the nanoporous layer may be a metal oxide, metal chalcogenide, or a combination thereof. Further, the memory may lack any additional components. Further, the memory may be free from requiring an electroformation process to allow switching between ON/OFF states. | en_US |
dc.digitization.specifications | This patent information was downloaded from the US Patent and Trademark website (http://www.uspto.gov/) as image-PDFs. The PDFs were OCRed for access purposes | en_US |
dc.format.extent | 17 | en_US |
dc.identifier.citation | Tour, James M., Wang, Gunuk and Yang, Yang, "Nanoporous metal-oxide memory." Patent US9831424B2. issued 2017-11-28. Retrieved from <a href="https://hdl.handle.net/1911/98883">https://hdl.handle.net/1911/98883</a>. | en_US |
dc.identifier.patentID | US9831424B2 | en_US |
dc.identifier.uri | https://hdl.handle.net/1911/98883 | en_US |
dc.language.iso | eng | en_US |
dc.title | Nanoporous metal-oxide memory | en_US |
dc.type | Utility patent | en_US |
dc.type.dcmi | Text | en_US |
dc.type.genre | patents | en_US |
Files
Original bundle
1 - 1 of 1
Loading...
- Name:
- US9831424B2.pdf
- Size:
- 478.6 KB
- Format:
- Adobe Portable Document Format
- Description: