Compiler Driven Architecture Design Space Exploration for DSP Workloads: A Study in Software Programmability Versus Hardware Acceleration

Date
2009-11-01
Journal Title
Journal ISSN
Volume Title
Publisher
IEEE
Abstract

Wireless communications and video kernels contain vast instruction and data level parallelism that can far outstrip programmable high performance DSPs. Hardware acceleration of these bottlenecks is commonly done at the cost of software flexibility. Many vendors, however, view software as intellectual property and prefer a software solution that is a proprietary implementation. The paper uses a research compiler for architectural design space exploration to present comparisons between compiler generated scalable software programmable DSP architectures versus hardware acceleration implementations. It shows that scaled up compiler generated software programmable DSP architectures can be attractive alternatives to non-programmable hardware acceleration.

Description
Advisor
Degree
Type
Conference paper
Keywords
Wireless, Video kernels, DSP
Citation

M. C. Brogioli and J. R. Cavallaro, "Compiler Driven Architecture Design Space Exploration for DSP Workloads: A Study in Software Programmability Versus Hardware Acceleration," 2009.

Has part(s)
Forms part of
Rights
Link to license
Citable link to this page