The rapid growth of wireless communications has led to the demand for communication devices which can support multiple standards and have the capability of switching from one to another on-the-fly. For instance, a device which could support the Wireless Local Area Network (WLAN) and Wideband Code Division Multiple Access (WCDMA) standards would enable seamless communications in the indoor LAN network as well as the outdoor cellular environment. A key challenge involved in the building of such a communications device is the design of a flexible hardware architecture that can dynamically reconfigure itself to run different algorithms as required to support the different standards. In particular, the Viterbi decoding algorithm is used at the receiver of both WCDMA and WLAN systems to decode the convolutionally encoded data. The difference lies in the encoding parameters such as the constraint length, code rate and generator polynomials. In this thesis, we propose an architecture for a reconfigurable Viterbi decoder that can dynamically adapt to changes in the encoding parameters. The proposed architecture is implemented on a Field Programmable Gate Array (FPGA) device. The proposed architecture can be used to realize a Viterbi decoder which can support constraint lengths from 3 to 9 and rates 1/2 and 1/3.