Configurable LDPC Decoder Architecture for Regular and Irregular Codes
| dc.citation.firstpage | 73 | en_US |
| dc.citation.issueNumber | 1-2 | en_US |
| dc.citation.journalTitle | Springer Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology | en_US |
| dc.citation.lastpage | 88 | en_US |
| dc.citation.volumeNumber | 53 | en_US |
| dc.contributor.author | Karkooti, Marjan | en_US |
| dc.contributor.author | Radosavljevic, Predrag | en_US |
| dc.contributor.author | Cavallaro, Joseph R. | en_US |
| dc.contributor.org | Center for Multimedia Communication | en_US |
| dc.date.accessioned | 2012-06-04T19:21:08Z | en_US |
| dc.date.available | 2012-06-04T19:21:08Z | en_US |
| dc.date.issued | 2008-11-01 | en_US |
| dc.description.abstract | Low Density Parity Check (LDPC) codes are one of the best error correcting codes that enable the future generations of wireless devices to achieve higher data rates with excellent quality of service. This paper presents two novel flexible decoder architectures. The first one supports (3, 6) regular codes of rate 1/2 that can be used for different block lengths. The second decoder is more general and supports both regular and irregular LDPC codes with twelve combinations of code lengths −648, 1296, 1944-bits and code rates-1/2, 2/3, 3/4, 5/6- based on the IEEE 802.11n standard. All codes correspond to a block-structured parity check matrix, in which the sub-blocks are either a shifted identity matrix or a zero matrix. Prototype architectures for both LDPC decoders have been implemented and tested on a Xilinx field programmable gate array. | en_US |
| dc.description.sponsorship | Nokia | en_US |
| dc.description.sponsorship | National Science Foundation | en_US |
| dc.identifier.citation | M. Karkooti, P. Radosavljevic and J. R. Cavallaro, "Configurable LDPC Decoder Architecture for Regular and Irregular Codes," <i>Springer Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology,</i> vol. 53, no. 1-2, 2008. | en_US |
| dc.identifier.doi | http://dx.doi.org/10.1007/s11265-008-0221-7 | en_US |
| dc.identifier.issn | 10.1007/s11265-008-0221-7 | en_US |
| dc.identifier.other | http://scholar.google.com/scholar?cluster=221243542703576513&hl=en&as_sdt=0,44 | en_US |
| dc.identifier.uri | https://hdl.handle.net/1911/64211 | en_US |
| dc.language.iso | eng | en_US |
| dc.publisher | Springer | en_US |
| dc.subject | Low density parity check codes | en_US |
| dc.subject | Reconfigurable architectures | en_US |
| dc.subject | Error correcting codes | en_US |
| dc.title | Configurable LDPC Decoder Architecture for Regular and Irregular Codes | en_US |
| dc.type | Journal article | en_US |
| dc.type.dcmi | Text | en_US |
| dc.type.dcmi | Text | en_US |