Improving the Accuracy vs. Speed Tradeoff for Simulating Shared-Memory Multiprocessors with ILP Processors

Simple item page
dc.citation.bibtexNameinproceedingsen_US
dc.citation.conferenceNameInternational Symposium on High Performance Computer Architecture (HPCA)en_US
dc.citation.firstpage23en_US
dc.citation.lastpage32en_US
dc.citation.locationOrlando, FLen_US
dc.contributor.authorDurbhakula, Murthyen_US
dc.contributor.authorPai, Vijay S.en_US
dc.contributor.authorAdve, Sarita V.en_US
dc.contributor.orgCITI (http://citi.rice.edu/)en_US
dc.date.accessioned2007-10-31T00:43:13Zen_US
dc.date.available2007-10-31T00:43:13Zen_US
dc.date.issued1999-01-20en_US
dc.date.modified2002-03-20en_US
dc.date.note2002-03-20en_US
dc.date.submitted1999-01-20en_US
dc.descriptionConference Paperen_US
dc.description.abstractNoneen_US
dc.identifier.citationM. Durbhakula, V. S. Pai and S. V. Adve, "Improving the Accuracy vs. Speed Tradeoff for Simulating Shared-Memory Multiprocessors with ILP Processors," 1999.en_US
dc.identifier.urihttps://hdl.handle.net/1911/19868en_US
dc.language.isoengen_US
dc.subjectperformance evaluationen_US
dc.subjectshared-memory multiprocessorsen_US
dc.subjectinstruction-level parallelismen_US
dc.subjectmemory parallelismen_US
dc.subject.keywordperformance evaluationen_US
dc.subject.keywordshared-memory multiprocessorsen_US
dc.subject.keywordinstruction-level parallelismen_US
dc.subject.keywordmemory parallelismen_US
dc.titleImproving the Accuracy vs. Speed Tradeoff for Simulating Shared-Memory Multiprocessors with ILP Processorsen_US
dc.typeConference paperen_US
dc.type.dcmiTexten_US
Files
Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
Dur1999Jan5Improvingt.PDF
Size:
99.08 KB
Format:
Adobe Portable Document Format
Download
Collections
ECE Publications