A Flexible LDPC/Turbo Decoder Architecture
| dc.citation.firstpage | 1 | |
| dc.citation.journalTitle | Journal of Signal Processing Systems | en_US |
| dc.citation.lastpage | 16 | |
| dc.citation.volumeNumber | 64 | en_US |
| dc.contributor.author | Sun, Yang | |
| dc.contributor.author | Cavallaro, Joseph R. | |
| dc.contributor.org | Center for Multimedia Communication | en_US |
| dc.date.accessioned | 2012-06-01T21:27:31Z | |
| dc.date.available | 2012-06-01T21:27:31Z | |
| dc.date.issued | 2011-07-01 | eng |
| dc.description.abstract | Low-density parity-check (LDPC) codes and convolutional Turbo codes are two of the most powerful error correcting codes that are widely used in modern communication systems. In a multi-mode baseband receiver, both LDPC and Turbo decoders may be required. However, the different decoding approaches for LDPC and Turbo codes usually lead to different hardware architectures. In this paper we propose a unified message passing algorithm for LDPC and Turbo codes and introduce a flexible soft-input soft-output (SISO) module to handle LDPC/Turbo decoding. We employ the trellis-based maximum a posteriori (MAP) algorithm as a bridge between LDPC and Turbo codes decoding. We view the LDPC code as a concatenation of n super-codes where each super-code has a simpler trellis structure so that the MAP algorithm can be easily applied to it. We propose a flexible functional unit (FFU) for MAP processing of LDPC and Turbo codes with a low hardware overhead (about 15% area and timing overhead). Based on the FFU, we propose an area-efficient flexible SISO decoder architecture to support LDPC/Turbo codes decoding. Multiple such SISO modules can be embedded into a parallel decoder for higher decoding throughput. As a case study, a flexible LDPC/Turbo decoder has been synthesized on a TSMC 90 nm CMOS technology with a core area of 3.2 mm2. The decoder can support IEEE 802.16e LDPC codes, IEEE 802.11n LDPC codes, and 3GPP LTE Turbo codes. Running at 500 MHz clock frequency, the decoder can sustain up to 600 Mbps LDPC decoding or 450 Mbps Turbo decoding. | en_US |
| dc.description.sponsorship | Nokia | en_US |
| dc.description.sponsorship | Nokia Siemens Networks (NSN) | en_US |
| dc.description.sponsorship | Xilinx | en_US |
| dc.description.sponsorship | Texas Instruments | en_US |
| dc.description.sponsorship | National Science Foundation | en_US |
| dc.identifier.citation | Y. Sun and J. R. Cavallaro, "A Flexible LDPC/Turbo Decoder Architecture," <i>Journal of Signal Processing Systems,</i> vol. 64, 2011. | * |
| dc.identifier.doi | http://dx.doi.org/10.1007/s11265-010-0477-6 | en_US |
| dc.identifier.issn | 10.1007/s11265-010-0477-6 | |
| dc.identifier.other | http://scholar.google.com/scholar?cluster=15102485956896535778&hl=en&as_sdt=0,44 | |
| dc.identifier.uri | https://hdl.handle.net/1911/64205 | |
| dc.language.iso | eng | en |
| dc.publisher | Springer | en_US |
| dc.subject | SISO decoder | en_US |
| dc.subject | LDPC decoder | en_US |
| dc.subject | Turbo decoder | en_US |
| dc.subject | Error correcting codes | en_US |
| dc.subject | MAP algorithm | en_US |
| dc.subject | Reconfigurable architecture | en_US |
| dc.title | A Flexible LDPC/Turbo Decoder Architecture | en_US |
| dc.type | Journal article | en_US |
| dc.type.dcmi | Text | en |
| dc.type.dcmi | Text | en_US |