An evaluation of memory consistency models for shared-memory systems with ILP processors

Simple item page
dc.contributor.advisorAdve, Sarita V.en_US
dc.creatorRanganathan, Parthasarathyen_US
dc.date.accessioned2009-06-04T08:16:05Zen_US
dc.date.available2009-06-04T08:16:05Zen_US
dc.date.issued1997en_US
dc.description.abstractThe memory consistency model of a shared-memory multiprocessor determines the extent to which memory operations may be overlapped or reordered for better performance. Studies on previous-generation shared-memory multiprocessors have shown that relaxed memory consistency models like release consistency (RC) can significantly outperform the conceptually simpler model of sequential consistency (SC). Current and next-generation multiprocessors use commodity microprocessors that aggressively exploit instruction-level parallelism (ILP) using methods such as multiple issue, dynamic scheduling, and non-blocking reads. For such processors, researchers have conjectured that two techniques, hardware-controlled non-binding prefetching and speculative reads, have the potential to equalize the hardware performance of memory consistency models. These techniques have recently begun to appear in commercial microprocessors, and re-open the question of whether the performance benefits of release consistency justify its added programming complexity. This thesis performs the first detailed quantitative comparison of several implementations of sequential consistency and release consistency optimized for aggressive ILP processors. Our results indicate that although hardware prefetching and speculative reads dramatically improve the performance of sequential consistency, the simplest RC version continues to significantly outperform the most optimized SC version. Additionally, the performance of SC is highly sensitive to the cache write policy and the aggressiveness of the cache-coherence protocol, while the performance of RC is generally stable across all implementations. Overall our results show that RC hardware has significant performance benefits over SC hardware, and at the same time, requires less system complexity with ILP processors. Memory write latencies that hardware prefetching and speculative loads are unsuccessful in hiding are the main reason for the performance difference between SC and RC.en_US
dc.format.extent56 p.en_US
dc.format.mimetypeapplication/pdfen_US
dc.identifier.callnoTHESIS E.E. 1997 RANGANATHANen_US
dc.identifier.citationRanganathan, Parthasarathy. "An evaluation of memory consistency models for shared-memory systems with ILP processors." (1997) Master’s Thesis, Rice University. <a href="https://hdl.handle.net/1911/17127">https://hdl.handle.net/1911/17127</a>.en_US
dc.identifier.urihttps://hdl.handle.net/1911/17127en_US
dc.language.isoengen_US
dc.rightsCopyright is held by the author, unless otherwise indicated. Permission to reuse, publish, or reproduce the work beyond the bounds of fair use or other exemptions to copyright law must be obtained from the copyright holder.en_US
dc.subjectElectronicsen_US
dc.subjectElectrical engineeringen_US
dc.subjectComputer scienceen_US
dc.titleAn evaluation of memory consistency models for shared-memory systems with ILP processorsen_US
dc.typeThesisen_US
dc.type.materialTexten_US
thesis.degree.departmentElectrical Engineeringen_US
thesis.degree.disciplineEngineeringen_US
thesis.degree.grantorRice Universityen_US
thesis.degree.levelMastersen_US
thesis.degree.nameMaster of Scienceen_US
Files
Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
1384404.PDF
Size:
2.26 MB
Format:
Adobe Portable Document Format
Download
Collections
Rice University Theses and Dissertations
ECE Theses and Dissertations