Implementation of a High Throughput 3GPP Turbo Decoder on GPU

Simple item page
dc.citation.firstpage171
dc.citation.issueNumber2en_US
dc.citation.journalTitleJournal of Signal Processing Systemsen_US
dc.citation.lastpage183
dc.citation.volumeNumber65en_US
dc.contributor.authorWu, Michael
dc.contributor.authorSun, Yang
dc.contributor.authorWang, Guohui
dc.contributor.authorCavallaro, Joseph R.
dc.contributor.orgCenter for Multimedia Communicationen_US
dc.date.accessioned2012-06-01T14:59:19Z
dc.date.available2012-06-01T14:59:19Z
dc.date.issued2011-11-01eng
dc.description.abstractTurbo code is a computationally intensive channel code that is widely used in current and upcoming wireless standards. General-purpose graphics processor unit (GPGPU) is a programmable commodity processor that achieves high performance computation power by using many simple cores. In this paper, we present a 3GPP LTE compliant Turbo decoder accelerator that takes advantage of the processing power of GPU to offer fast Turbo decoding throughput. Several techniques are used to improve the performance of the decoder. To fully utilize the computational resources on GPU, our decoder can decode multiple codewords simultaneously, divide the workload for a single codeword across multiple cores, and pack multiple codewords to fit the single instruction multiple data (SIMD) instruction width. In addition, we use shared memory judiciously to enable hundreds of concurrent multiple threads while keeping frequently used data local to keep memory access fast. To improve efficiency of the decoder in the high SNR regime, we also present a low complexity early termination scheme based on average extrinsic LLR statistics. Finally, we examine how different workload partitioning choices affect the error correction performance and the decoder throughput.en_US
dc.description.sponsorshipRenesas Mobileen_US
dc.description.sponsorshipTexas Instrumentsen_US
dc.description.sponsorshipXilinxen_US
dc.description.sponsorshipNational Science Foundationen_US
dc.identifier.citationM. Wu, Y. Sun, G. Wang and J. R. Cavallaro, "Implementation of a High Throughput 3GPP Turbo Decoder on GPU," <i>Journal of Signal Processing Systems,</i> vol. 65, no. 2, 2011.*
dc.identifier.doihttp://dx.doi.org/10.1007/s11265-011-0617-7en_US
dc.identifier.issn10.1007/s11265-011-0617-7
dc.identifier.otherhttp://scholar.google.com/scholar?cluster=5352580959836314823&hl=en&as_sdt=0,44
dc.identifier.urihttps://hdl.handle.net/1911/64198
dc.language.isoengen
dc.publisherSpringeren_US
dc.subjectGPGPUen_US
dc.subjectturbo decoderen_US
dc.subjectacceleratoren_US
dc.subjectparallel computingen_US
dc.subjectwirelessen_US
dc.subjecterror control codesen_US
dc.subjectturbo codesen_US
dc.titleImplementation of a High Throughput 3GPP Turbo Decoder on GPUen_US
dc.typeJournal articleen_US
dc.type.dcmiTexten
dc.type.dcmiTexten_US
Files
Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
2011_JSPS_Turbo_GPU_Wu.pdf
Size:
404.9 KB
Format:
Adobe Portable Document Format
Download
License bundle
Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
1.61 KB
Format:
Item-specific license agreed upon to submission
Description:
Download
Collections
ECE Publications
Rice Wireless