High Throughput VLSI Architecture for Soft-Output MIMO Detection Based on A Greedy Graph Algorithm
| dc.citation.conferenceDate | 2009 | en_US |
| dc.citation.conferenceName | Great Lakes Symposium on VLSI (GLSVLSI) | en_US |
| dc.citation.firstpage | 445 | |
| dc.citation.lastpage | 450 | |
| dc.citation.location | Boston, MA | en_US |
| dc.contributor.author | Sun, Yang | |
| dc.contributor.author | Cavallaro, Joseph R. | |
| dc.contributor.org | CMC | en_US |
| dc.date.accessioned | 2012-04-23T16:55:31Z | |
| dc.date.available | 2012-04-23T16:55:31Z | |
| dc.date.issued | 2009-05-10 | eng |
| dc.description.abstract | Maximum-likelihood (ML) decoding is a very computational- intensive task for multiple-input multiple-output (MIMO) wireless channel detection. This paper presents a new graph based algorithm to achieve near ML performance for soft MIMO detection. Instead of using the traditional tree search based structure, we represent the search space of the MIMO signals with a directed graph and a greedy algorithm is ap- plied to compute the a posteriori probability (APP) for each transmitted bit. The proposed detector has two advantages: 1) it keeps a fixed throughput and has a regular and parallel datapath structure which makes it amenable to high speed VLSI implementation, and 2) it attempts to maximize the a posteriori probability by making the locally optimum choice at each stage with the hope of finding the global minimum Euclidean distance for every transmitted bit x_k element of {-1, +1}. Compared to the soft K-best detector, the proposed solution significantly reduces the complexity because sorting is not required, while still maintaining good bit error rate (BER) performance. The proposed greedy detection algorithm has been designed and synthesized for a 4 x 4 16-QAM MIMO system in a TSMC 65 nm CMOS technology. The detector achieves a maximum throughput of 600 Mbps with a 0.79 mm2 core area. | en_US |
| dc.description.sponsorship | Nokia Corporation | en_US |
| dc.description.sponsorship | National Science Foundation | en_US |
| dc.identifier.citation | Y. Sun and J. R. Cavallaro, "High Throughput VLSI Architecture for Soft-Output MIMO Detection Based on A Greedy Graph Algorithm," 2009. | * |
| dc.identifier.doi | http://dx.doi.org/10.1145/1531542.1531645 | en_US |
| dc.identifier.uri | https://hdl.handle.net/1911/64027 | |
| dc.language.iso | eng | en |
| dc.publisher | ACM | en_US |
| dc.subject | MIMO Detection | en_US |
| dc.subject | VLSI Architecture | en_US |
| dc.subject | ASIC Design | en_US |
| dc.title | High Throughput VLSI Architecture for Soft-Output MIMO Detection Based on A Greedy Graph Algorithm | en_US |
| dc.type | Conference paper | en_US |
| dc.type.dcmi | Text | en |
| dc.type.dcmi | Text | en_US |