Pipelining Multiple SVDs On A Single Processor Array

Simple item page
dc.citation.bibtexNamearticleen_US
dc.citation.firstpage612
dc.citation.journalTitleConference on Advanced Signal Processing Algorightms, Architectures, and Implementationsen_US
dc.citation.lastpage623
dc.citation.locationSan Diego, CAen_US
dc.citation.volumeNumber2296en_US
dc.contributor.authorKota, Kishoreen_US
dc.contributor.authorCavallaro, Joseph R.en_US
dc.contributor.orgCenter for Multimedia Communications (http://cmc.rice.edu/)en_US
dc.date.accessioned2007-10-31T00:50:44Z
dc.date.available2007-10-31T00:50:44Z
dc.date.issued1994-07-20
dc.date.modified2001-08-30en_US
dc.date.submitted2001-08-30en_US
dc.descriptionJournal Paperen_US
dc.description.abstractWe present a new family of architectures for processor arrays to implement Jacobi SVD which allow systolic loading and unloading of input and result matrices. Unlike most of the previous SVD arrays in the literature, our architectures do not require special handling of external I/O and hence are closer to the traditional concept of systolic architectures. The boundary processors communicate with the host the same way any of the interior processors communicate with their neighbors. The arrays are surprisingly uniform and simple. The various architectures in the family represent different throughput-hardware tradeoffs corresponding to the degree to which the multiple seeeps have been unrolled and determine the number of independent SVDs which may be pipelined on the array. We achieve systolic loading by using the flexibility provided by the cyclic Jocobi method on the order in which pivot pairs may be chosen. The array operates on the matrix data even as it is being loaded. Once the pipeline is full, the ordering is very similar to odd-even ordering. Our ordering is equivalent to cyclic-by-rows ordering and hence the algorithm is guaranteed to converge. Our systolic loading scheme is very important in an I/O limited system, since it allows more communication to occur in paralled, where the communication includes the loading and unloading operations. The array with the highest throughput in our family of architectures, which implement one-sided Jacobi (either Hestenes' method or Eberlein and Park's method), is a linear array of processors with unidirectional links between neighbors. The architectures with lower throughput require fewer processors connected in a ring, allowing data to recirculate among the processors. The input matrix is loaded one column at a time from the left and the results stream out one colum at a time from the right.en_US
dc.identifier.citationK. Kota and J. R. Cavallaro, "Pipelining Multiple SVDs On A Single Processor Array," <i>Conference on Advanced Signal Processing Algorightms, Architectures, and Implementations,</i> vol. 2296, 1994.
dc.identifier.doihttp://dx.doi.org/10.1117/12.190872en_US
dc.identifier.urihttps://hdl.handle.net/1911/20040
dc.language.isoeng
dc.subjectJacobi method*
dc.subjectpipelining*
dc.subjectSVD*
dc.subjectsystolic arrays*
dc.subjectloading*
dc.subject.keywordJacobi methoden_US
dc.subject.keywordpipeliningen_US
dc.subject.keywordSVDen_US
dc.subject.keywordsystolic arraysen_US
dc.subject.keywordloadingen_US
dc.titlePipelining Multiple SVDs On A Single Processor Arrayen_US
dc.typeJournal article
dc.type.dcmiText
Files
Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
Kot1994Jul1Pipelining.PDF
Size:
1.81 MB
Format:
Adobe Portable Document Format
Download
Collections
ECE Publications