Memory Access Scheduling

Simple item page
dc.citation.bibtexNameinproceedingsen_US
dc.citation.conferenceNameInternational Symposium on Computer Architecture (ISCA)en_US
dc.citation.firstpage128
dc.citation.lastpage138
dc.citation.locationVancouver, B.C., Canadaen_US
dc.contributor.authorRixner, Scotten_US
dc.contributor.authorDally, William J.en_US
dc.contributor.authorKapasi, Ujval J.en_US
dc.contributor.authorMattson, Peteren_US
dc.contributor.authorOwens, John D.en_US
dc.date.accessioned2007-10-31T01:01:40Z
dc.date.available2007-10-31T01:01:40Z
dc.date.issued2000-06-20
dc.date.modified2002-03-28en_US
dc.date.note2002-03-28en_US
dc.date.submitted2000-06-20en_US
dc.descriptionConference Paperen_US
dc.description.abstractThe bandwidth and latency of a memory system are strongly dependent on the manner in which accesses interact with the "3-D" structure of banks, rows, and columns characteristic of contemporary DRAM chips. There is nearly an order of magnitude difference in bandwidth between successive references to different columns within a row and different rows within a bank. This paper introduces memory access scheduling, a technique that improves the performance of a memory system by reordering memory references to exploit locality within the 3-D memory structure. Conservative reordering, in which the first ready reference in a sequence is performed, improves bandwidth by 40% for traces from five media benchmarks. Aggressive reordering, in which operations are scheduled to optimize memory bandwidth, improves bandwidth by 93% for the same set of applications. Memory access scheduling is particularly important for media processors where it enables the processor to make the most efficient use of scarce memory bandwidth.en_US
dc.identifier.citationS. Rixner, W. J. Dally, U. J. Kapasi, P. Mattson and J. D. Owens, "Memory Access Scheduling," 2000.
dc.identifier.urihttps://hdl.handle.net/1911/20279
dc.language.isoeng
dc.subjectmemory system architecture*
dc.subjectDRAM organization*
dc.subjectmedia processing*
dc.subject.keywordmemory system architectureen_US
dc.subject.keywordDRAM organizationen_US
dc.subject.keywordmedia processingen_US
dc.titleMemory Access Schedulingen_US
dc.typeConference paper
dc.type.dcmiText
Files
Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
Rix2000Jun5MemoryAcce.PDF
Size:
147.21 KB
Format:
Adobe Portable Document Format
Download
Collections
ECE Publications