An integrated CAD framework linking VLSI layout editors and process simulators

Simple item page
dc.contributor.advisorCavallaro, Joseph R.
dc.creatorSengupta, Chaitali
dc.date.accessioned2009-06-04T00:24:27Z
dc.date.available2009-06-04T00:24:27Z
dc.date.issued1995
dc.description.abstractThis thesis presents an Integrated CAD Framework which links VLSI layout editors to lithographic simulators and provides information on the simulated resolution of a feature to the circuit designer. This will help designers to design more compact circuits, as they will be able to see the effect on manufactured silicon. The Framework identifies areas in a layout (in Magic or CIF format) that are more prone to problems arising out of the photolithographic process. It then creates the corresponding inputs for closer analysis with a process simulator (Depict) and analyzes the simulator outputs to decide whether the printed layout will match the designed mask for a particular set of process parameters. The designer can modify the original layout based upon this analysis. The Framework has been used to evaluate layouts for various process techniques. These evaluations illustrate the use of the Framework in determining the limits of any lithographic process.
dc.format.extent91 p.en_US
dc.format.mimetypeapplication/pdf
dc.identifier.callnoTHESIS E.E. 1995 SENGUPTA
dc.identifier.citationSengupta, Chaitali. "An integrated CAD framework linking VLSI layout editors and process simulators." (1995) Master’s Thesis, Rice University. <a href="https://hdl.handle.net/1911/13995">https://hdl.handle.net/1911/13995</a>.
dc.identifier.urihttps://hdl.handle.net/1911/13995
dc.language.isoeng
dc.rightsCopyright is held by the author, unless otherwise indicated. Permission to reuse, publish, or reproduce the work beyond the bounds of fair use or other exemptions to copyright law must be obtained from the copyright holder.
dc.subjectElectronics
dc.subjectElectrical engineering
dc.subjectIndustrial engineering
dc.titleAn integrated CAD framework linking VLSI layout editors and process simulators
dc.typeThesis
dc.type.materialText
thesis.degree.departmentElectrical Engineering
thesis.degree.disciplineEngineering
thesis.degree.grantorRice University
thesis.degree.levelMasters
thesis.degree.nameMaster of Science
Files
Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
1377056.PDF
Size:
3.35 MB
Format:
Adobe Portable Document Format
Download
Collections
Rice University Electronic Theses and Dissertations
ECE Theses and Dissertations