VITURBO: A Reconfigurable Architecture for Viterbi and Turbo Decoding
| dc.citation.bibtexName | inproceedings | en_US |
| dc.citation.conferenceName | IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP) | en_US |
| dc.citation.firstpage | 497 | |
| dc.citation.lastpage | 500 | |
| dc.citation.location | Hong Kong, China | en_US |
| dc.citation.volumeNumber | II | en_US |
| dc.contributor.author | Cavallaro, Joseph R. | en_US |
| dc.contributor.author | Vaya, Mani | en_US |
| dc.contributor.org | Center for Multimedia Communications (http://cmc.rice.edu/) | en_US |
| dc.date.accessioned | 2007-10-31T00:38:25Z | |
| dc.date.available | 2007-10-31T00:38:25Z | |
| dc.date.issued | 2003-04-20 | |
| dc.date.modified | 2003-11-09 | en_US |
| dc.date.note | 2002-10-30 | en_US |
| dc.date.submitted | 2003-04-20 | en_US |
| dc.description | Conference Paper | en_US |
| dc.description.abstract | A runtime reconfigurable architecture for high speed Viterbi and Turbo decoding is designed and implemented on an FPGA. The architecture can be reconfigured to decode a range of convolutionally coded data with constraint lengths varying from 3 to 9, rates 1/2 and 1/3, and various generator polynomials. It can also be reconfigured to decode Turbo coded data with constraint length 4 and rate 1/3. Reconfiguration of the architecture requires a single clock cycle and does not require FPGA reprogramming. The proposed architecture can deliver data rates up to 60.5 Mbps for Viterbi decoding and 3.54 Mbps for Turbo decoding, making it suitable for a range of wireless communication standards like IEEE 802.11a, 3GPP, GSM, GPRS, and many others. | en_US |
| dc.description.sponsorship | Texas Advanced Technology Program | en_US |
| dc.description.sponsorship | Nokia | en_US |
| dc.description.sponsorship | National Science Foundation | en_US |
| dc.identifier.citation | J. R. Cavallaro and M. Vaya, "VITURBO: A Reconfigurable Architecture for Viterbi and Turbo Decoding," vol. II, 2003. | |
| dc.identifier.doi | http://dx.doi.org/10.1109/ICASSP.2003.1202412 | en_US |
| dc.identifier.uri | https://hdl.handle.net/1911/19761 | |
| dc.language.iso | eng | |
| dc.subject | Reconfigurable FPGA Viterbi Turbo | * |
| dc.subject.keyword | Reconfigurable FPGA Viterbi Turbo | en_US |
| dc.title | VITURBO: A Reconfigurable Architecture for Viterbi and Turbo Decoding | en_US |
| dc.type | Conference paper | |
| dc.type.dcmi | Text |
Files
Original bundle
1 - 1 of 1