Architectural, numerical and implementation issues in the VLSI design of an integrated CORDIC-SVD processor

Simple item page
dc.contributor.advisorCavallaro, Joseph R.en_US
dc.creatorKota, Kishoreen_US
dc.date.accessioned2009-06-04T00:16:28Zen_US
dc.date.available2009-06-04T00:16:28Zen_US
dc.date.issued1991en_US
dc.description.abstractThis thesis describes the design of a systolic array for computing the Singular Value Decomposition (SVD) based on the Brent, Luk, Van Loan array. The use of COordinate Rotation DIgital Computer (CORDIC) arithmetic results in an efficient VLSI implementation of the processor that forms the basic unit of the array. A six-chip custom VLSI chip set for the processor was initially designed, fabricated in a 2.0$\mu$ CMOS n-well process, and tested. The CORDIC Array Process Element (CAPE), a single chip implementation, incorporates several enhancements based on a detailed error analysis of fixed-point CORDIC. The analysis indicates a need to normalize input values for inverse tangent computations. This scheme was implemented using a novel method that has $O(n\sp{1.5})$ hardware complexity. Use of previous techniques to implement such a normalization would require $O(n\sp2)$ hardware. Enhanced architectures, which reduce idle time in the array either through pipelining or by improving on a broadcast technique, are also presented.en_US
dc.format.extent102 p.en_US
dc.format.mimetypeapplication/pdfen_US
dc.identifier.callnoThesis E.E. 1991 Kotaen_US
dc.identifier.citationKota, Kishore. "Architectural, numerical and implementation issues in the VLSI design of an integrated CORDIC-SVD processor." (1991) Master’s Thesis, Rice University. <a href="https://hdl.handle.net/1911/13529">https://hdl.handle.net/1911/13529</a>.en_US
dc.identifier.urihttps://hdl.handle.net/1911/13529en_US
dc.language.isoengen_US
dc.rightsCopyright is held by the author, unless otherwise indicated. Permission to reuse, publish, or reproduce the work beyond the bounds of fair use or other exemptions to copyright law must be obtained from the copyright holder.en_US
dc.subjectElectronicsen_US
dc.subjectElectrical engineeringen_US
dc.titleArchitectural, numerical and implementation issues in the VLSI design of an integrated CORDIC-SVD processoren_US
dc.typeThesisen_US
dc.type.materialTexten_US
thesis.degree.departmentElectrical Engineeringen_US
thesis.degree.disciplineEngineeringen_US
thesis.degree.grantorRice Universityen_US
thesis.degree.levelMastersen_US
thesis.degree.nameMaster of Scienceen_US
Files
Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
1345319.PDF
Size:
3.34 MB
Format:
Adobe Portable Document Format
Download
Collections
Rice University Theses and Dissertations
ECE Theses and Dissertations