Sun, YangCavallaro, Joseph R.Ly, Tai2012-06-112012-06-112009-09-01Y. Sun, J. R. Cavallaro and T. Ly, "Scalable and Low Power LDPC Decoder Design Using High Level Algorithmic Synthesis," 2009.http://scholar.google.com/scholar?cluster=3715157293471594724&hl=en&as_sdt=0,44https://hdl.handle.net/1911/64237This paper presents a scalable and low power low-density parity-check (LDPC) decoder design for the next generation wireless handset SoC. The methodology is based on high level synthesis: PICO (program-in chip-out) tool was used to produce efficient RTL directly from a sequential untimed C algorithm. We propose two parallel LDPC decoder architectures: (1) per-layer decoding architecture with scalable parallelism, and (2) multi-layer pipelined decoding architecture to achieve higher throughput. Based on the PICO technology, we have implemented a two-layer pipelined decoder on a TSMC 65nm 0.9V 8-metal layer CMOS technology with a core area of 1.2 mm2. The maximum achievable throughput is 415 Mbps when operating at 400 MHz clock frequency and the estimated peak power consumption is 180 mW.engLDPC decoderCMOSHigh level synthesisPICOConference paperhttp://dx.doi.org/10.1109/SOCCON.2009.5398044