Pai, Vijay S.Adve, Sarita V.2007-10-312007-10-312000-05-202002-03-20V. S. Pai and S. V. Adve, "Code Transformations to Improve Memory Parallelism," <i>Journal of Instruction-Level Parallelism,</i> vol. 2, 2000.https://hdl.handle.net/1911/20186Journal PaperCurrent microprocessors incorporate techniques to exploit instruction-level parallelism (ILP). However, previous work has shown that these ILP techniques are less effective in removing memory stall time than CPU time, making the memory system a greater bottleneck in ILP-based systems than in previous-generation systems. These deficiencies arise largely because applications present limited opportunities for an out-of-order issue processor to overlap multiple read misses, the dominant source of memory stalls. This work proposes code transformations to increase parallelism in the memory system by overlapping multiple read misses within the same instruction window, while preserving cache locality. We present an analysis and transformation framework suitable for compiler implementation. Our simulation experiments show execution time reductions averaging 20% in a multiprocessor and 30% in a uniprocessor. A substantial part of these reductions comes from increases in memory parallelism. We see similar benefits on a Convex Exemplar.engcompiler transformationsout-of-order issuememory parallelismlatency toleranceunroll-and-jamJournal articlecompiler transformationsout-of-order issuememory parallelismlatency toleranceunroll-and-jam