Hemkumar, Nariankadu D.Kota, KishoreCavallaro, Joseph R.2007-10-312007-10-311991-06-201991-06-20N. D. Hemkumar, K. Kota and J. R. Cavallaro, "CAPE - VLSI Implementation of a Systolic Processor Array: Architecture, Design and Testing," 1991.https://hdl.handle.net/1911/19944Conference paperThe SVD is an important matrix decomposition in many real-time signal processing, image processing and robotics applications. Special-purpose processor arrays can achieve significant speed-up over conventioinal architectures through the use of efficient parallel algorithms. The Cordic Array Processor Element (CAPE) is a single chip VLSI implementation of a processor element for the Brent-Luk-VanLoan systolic array which computes the SVD of a real matrix. The array utilizes CORDIC (Co-ordinate Rotation Digital Computer) arithmetic to perform the vector rotations and inverse tangent calculations in hardware. A six-chip prototype of the processor has been implemented as TinyChips using the MOSIS fabricatioin service. Experience gained from designing the prototype helped in the design of integrated single chip version. The chip has been implemented on a 5600 x 6900ì die in a 2ì n-well scalable CMOS process.engCordic Array Processor Element (CAPE)VLSI implementationsystolic processor arrayCORDIC (Co-ordinate Rotation Digital Computer)SVDmatrixConference paperCordic Array Processor Element (CAPE)VLSI implementationsystolic processor arrayCORDIC (Co-ordinate Rotation Digital Computer)SVDmatrixhttp://dx.doi.org/10.1109/UGIM.1991.148123