Rajagopal, SridharCavallaro, Joseph R.Rixner, Scott2007-10-312007-10-312004-07-012004-03-21S. Rajagopal, J. R. Cavallaro and S. Rixner, "Design space exploration for real-time embedded stream processors," <i>IEEE Micro,</i> vol. 24, no. 4, 2004.https://hdl.handle.net/1911/20236Journal PaperWe present a design framework for rapidly exploring the design space for stream processors in real-time embedded systems. Stream processors enable hundreds of arithmetic units in programmable pro-cessors by using clusters of functional units. However, to meet a certain real-time requirement for an embedded system, there is a trade-off between the number of arithmetic units in a cluster, number of clusters and the clock frequency as each solution meets real-time with a different power consumption. We have developed a design exploration tool that explores this trade-off and presents a heuristic that minimizes the power consumption in the (functional units, clusters, frequency) design space. Our design methodology relates the instruction level parallelism, subword parallelism and data parallelism to the organization of the functional units in an embedded stream processor. We show that the power minimization methodology also provides insights into the functional unit utilization of the processor. The design exploration tool exploits the static nature of signal processing workloads, providing an extremely fast design space exploration and provides an initial lower bound estimate of the real-time performance of the embedded processor. A sensitivity analysis of the design tool results to the technology and modeling also enables the designer to check the robustness of the design exploration.engdesign space explorationwireless systemsreal-timelow powerdata parallelisminstruction level parallelismstream processorsJournal articledesign space explorationwireless systemsreal-timelow powerdata parallelisminstruction level parallelismstream processorshttp://dx.doi.org/10.1109/MM.2004.25